

FIGURE 1
(Prior Art)




FIGURE 2
(Prior Art)




FIGURE 3
(Prior Art)




FIGURE 4
(Prior Art)




FIGURE 5




FIGURE 6




FIGURE 7




FIGURE 8

	time ----->																	
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
Read Level 1 RAM	A						B											
Write Level 1 RAM						A						B						
Level A Comparisons				A	A					B	B							
Read Level 2 RAM			A						B									
Write Level 2 RAM								A						B				
Level B Comparisons						A	A					B	B					
Read Level 3 RAM					A						B							
Write Level 3 RAM										A							B	
Level C Comparisons								A	A					B	B			
Read Level 4 RAM							A						B					
Write Level 4 RAM										A						B		

FIG. 10





FIGURE 11








FIG. 14




150

FIG. 15




160

FIG. 16




170


FIG. 17




Pile Node Entry
for Strict Priority
FIG. 18A



Pile Node Entry for
Weighted Fair Queuing
FIG. 18B



Pile Node Entry for
Queuing with Weighted
Fair Priorities
FIG. 18C



Pile Node Entry for
Traffic Shapping
FIG. 18D




FIG. 19




FIG. 20




FIGURE. 21